Hi, I want to ask about the reason we only can increase the target clock up to 50 MHz
Because recently I put my design Montgomery algorithm into the target and hope they can run in 100 MHz. I saw the datasheet of cw305, and its PLL Output Range is up to 200 MHz, so the target clock up to 50 MHz is just for this case?
Oscar